mirror of
https://github.com/rtlsdrblog/rtl-sdr-blog.git
synced 2025-06-25 12:47:50 +02:00
use new E4000 tuner driver, allow manual gain
Many thanks to Hoernchen for making the driver work properly and adding manual gain! Signed-off-by: Steve Markgraf <steve@steve-m.de>
This commit is contained in:
Steve Markgraf
@ -1,5 +1,5 @@
|
||||
rtlsdr_HEADERS = rtl-sdr.h rtl-sdr_export.h
|
||||
|
||||
noinst_HEADERS = rtlsdr_i2c.h tuner_e4000.h tuner_fc0012.h tuner_fc0013.h tuner_fc2580.h
|
||||
noinst_HEADERS = rtlsdr_i2c.h tuner_e4k.h tuner_fc0012.h tuner_fc0013.h tuner_fc2580.h
|
||||
|
||||
rtlsdrdir = $(includedir)
|
||||
|
||||
60
include/reg_field.h
Normal file
60
include/reg_field.h
Normal file
@ -0,0 +1,60 @@
|
||||
#ifndef _REG_FIELD_H
|
||||
#define _REG_FIELD_H
|
||||
|
||||
#include <stdint.h>
|
||||
#include <stdarg.h>
|
||||
|
||||
enum cmd_op {
|
||||
CMD_OP_GET = (1 << 0),
|
||||
CMD_OP_SET = (1 << 1),
|
||||
CMD_OP_EXEC = (1 << 2),
|
||||
};
|
||||
|
||||
enum pstate {
|
||||
ST_IN_CMD,
|
||||
ST_IN_ARG,
|
||||
};
|
||||
|
||||
struct strbuf {
|
||||
uint8_t idx;
|
||||
char buf[32];
|
||||
};
|
||||
|
||||
struct cmd_state {
|
||||
struct strbuf cmd;
|
||||
struct strbuf arg;
|
||||
enum pstate state;
|
||||
void (*out)(const char *format, va_list ap);
|
||||
};
|
||||
|
||||
struct cmd {
|
||||
const char *cmd;
|
||||
uint32_t ops;
|
||||
int (*cb)(struct cmd_state *cs, enum cmd_op op, const char *cmd,
|
||||
int argc, char **argv);
|
||||
const char *help;
|
||||
};
|
||||
|
||||
/* structure describing a field in a register */
|
||||
struct reg_field {
|
||||
uint8_t reg;
|
||||
uint8_t shift;
|
||||
uint8_t width;
|
||||
};
|
||||
|
||||
struct reg_field_ops {
|
||||
const struct reg_field *fields;
|
||||
const char **field_names;
|
||||
uint32_t num_fields;
|
||||
void *data;
|
||||
int (*write_cb)(void *data, uint32_t reg, uint32_t val);
|
||||
uint32_t (*read_cb)(void *data, uint32_t reg);
|
||||
};
|
||||
|
||||
uint32_t reg_field_read(struct reg_field_ops *ops, struct reg_field *field);
|
||||
int reg_field_write(struct reg_field_ops *ops, struct reg_field *field, uint32_t val);
|
||||
int reg_field_cmd(struct cmd_state *cs, enum cmd_op op,
|
||||
const char *cmd, int argc, char **argv,
|
||||
struct reg_field_ops *ops);
|
||||
|
||||
#endif
|
||||
@ -87,6 +87,8 @@ RTLSDR_API int rtlsdr_set_tuner_gain(rtlsdr_dev_t *dev, int gain);
|
||||
|
||||
RTLSDR_API int rtlsdr_get_tuner_gain(rtlsdr_dev_t *dev);
|
||||
|
||||
RTLSDR_API int rtlsdr_set_tuner_gain_mode(rtlsdr_dev_t *dev, int manual);
|
||||
|
||||
/* this will select the baseband filters according to the requested sample rate */
|
||||
RTLSDR_API int rtlsdr_set_sample_rate(rtlsdr_dev_t *dev, uint32_t rate);
|
||||
|
||||
|
||||
@ -1,129 +0,0 @@
|
||||
#ifndef __TUNER_E4000_H
|
||||
#define __TUNER_E4000_H
|
||||
|
||||
// Definition (implemeted for E4000)
|
||||
#define E4000_1_SUCCESS 1
|
||||
#define E4000_1_FAIL 0
|
||||
#define E4000_I2C_SUCCESS 1
|
||||
#define E4000_I2C_FAIL 0
|
||||
|
||||
#define E4K_I2C_ADDR 0xc8
|
||||
#define E4K_CHECK_ADDR 0x02
|
||||
#define E4K_CHECK_VAL 0x40
|
||||
|
||||
// Function (implemeted for E4000)
|
||||
int
|
||||
I2CReadByte(void *pTuner,
|
||||
unsigned char NoUse,
|
||||
unsigned char RegAddr,
|
||||
unsigned char *pReadingByte
|
||||
);
|
||||
|
||||
int
|
||||
I2CWriteByte(
|
||||
void *pTuner,
|
||||
unsigned char NoUse,
|
||||
unsigned char RegAddr,
|
||||
unsigned char WritingByte
|
||||
);
|
||||
|
||||
int
|
||||
I2CWriteArray(void *pTuner,
|
||||
unsigned char NoUse,
|
||||
unsigned char RegStartAddr,
|
||||
unsigned char ByteNum,
|
||||
unsigned char *pWritingBytes
|
||||
);
|
||||
|
||||
|
||||
|
||||
// Functions (from E4000 source code)
|
||||
int tunerreset (void *pTuner);
|
||||
int Tunerclock(void *pTuner);
|
||||
int Qpeak(void *pTuner);
|
||||
int DCoffloop(void *pTuner);
|
||||
int GainControlinit(void *pTuner);
|
||||
|
||||
int Gainmanual(void *pTuner);
|
||||
int E4000_gain_freq(void *pTuner, int frequency);
|
||||
int PLL(void *pTuner, int Ref_clk, int Freq);
|
||||
int LNAfilter(void *pTuner, int Freq);
|
||||
int IFfilter(void *pTuner, int bandwidth, int Ref_clk);
|
||||
int freqband(void *pTuner, int Freq);
|
||||
int DCoffLUT(void *pTuner);
|
||||
int GainControlauto(void *pTuner);
|
||||
|
||||
int E4000_sensitivity(void *pTuner, int Freq, int bandwidth);
|
||||
int E4000_linearity(void *pTuner, int Freq, int bandwidth);
|
||||
int E4000_high_linearity(void *pTuner);
|
||||
int E4000_nominal(void *pTuner, int Freq, int bandwidth);
|
||||
|
||||
|
||||
// The following context is E4000 tuner API source code
|
||||
|
||||
// Definitions
|
||||
|
||||
// Bandwidth in Hz
|
||||
enum E4000_BANDWIDTH_HZ
|
||||
{
|
||||
E4000_BANDWIDTH_6000000HZ = 6000000,
|
||||
E4000_BANDWIDTH_7000000HZ = 7000000,
|
||||
E4000_BANDWIDTH_8000000HZ = 8000000,
|
||||
};
|
||||
|
||||
|
||||
// Manipulaing functions
|
||||
void
|
||||
e4000_GetTunerType(
|
||||
void *pTuner,
|
||||
int *pTunerType
|
||||
);
|
||||
|
||||
void
|
||||
e4000_GetDeviceAddr(
|
||||
void *pTuner,
|
||||
unsigned char *pDeviceAddr
|
||||
);
|
||||
|
||||
int
|
||||
e4000_Initialize(
|
||||
void *pTuner
|
||||
);
|
||||
|
||||
int
|
||||
e4000_SetRfFreqHz(
|
||||
void *pTuner,
|
||||
unsigned long RfFreqHz
|
||||
);
|
||||
|
||||
int
|
||||
e4000_GetRfFreqHz(
|
||||
void *pTuner,
|
||||
unsigned long *pRfFreqHz
|
||||
);
|
||||
|
||||
|
||||
|
||||
|
||||
|
||||
// Extra manipulaing functions
|
||||
int
|
||||
e4000_GetRegByte(
|
||||
void *pTuner,
|
||||
unsigned char RegAddr,
|
||||
unsigned char *pReadingByte
|
||||
);
|
||||
|
||||
int
|
||||
e4000_SetBandwidthHz(
|
||||
void *pTuner,
|
||||
unsigned long BandwidthHz
|
||||
);
|
||||
|
||||
int
|
||||
e4000_GetBandwidthHz(
|
||||
void *pTuner,
|
||||
unsigned long *pBandwidthHz
|
||||
);
|
||||
|
||||
#endif
|
||||
219
include/tuner_e4k.h
Normal file
219
include/tuner_e4k.h
Normal file
@ -0,0 +1,219 @@
|
||||
#ifndef _E4K_TUNER_H
|
||||
#define _E4K_TUNER_H
|
||||
|
||||
/* (C) 2011-2012 by Harald Welte <laforge@gnumonks.org>
|
||||
*
|
||||
* All Rights Reserved
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; either version 3 of the License, or
|
||||
* (at your option) any later version.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*
|
||||
* You should have received a copy of the GNU General Public License
|
||||
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||||
*/
|
||||
|
||||
#define E4K_I2C_ADDR 0xc8
|
||||
#define E4K_CHECK_ADDR 0x02
|
||||
#define E4K_CHECK_VAL 0x40
|
||||
|
||||
enum e4k_reg {
|
||||
E4K_REG_MASTER1 = 0x00,
|
||||
E4K_REG_MASTER2 = 0x01,
|
||||
E4K_REG_MASTER3 = 0x02,
|
||||
E4K_REG_MASTER4 = 0x03,
|
||||
E4K_REG_MASTER5 = 0x04,
|
||||
E4K_REG_CLK_INP = 0x05,
|
||||
E4K_REG_REF_CLK = 0x06,
|
||||
E4K_REG_SYNTH1 = 0x07,
|
||||
E4K_REG_SYNTH2 = 0x08,
|
||||
E4K_REG_SYNTH3 = 0x09,
|
||||
E4K_REG_SYNTH4 = 0x0a,
|
||||
E4K_REG_SYNTH5 = 0x0b,
|
||||
E4K_REG_SYNTH6 = 0x0c,
|
||||
E4K_REG_SYNTH7 = 0x0d,
|
||||
E4K_REG_SYNTH8 = 0x0e,
|
||||
E4K_REG_SYNTH9 = 0x0f,
|
||||
E4K_REG_FILT1 = 0x10,
|
||||
E4K_REG_FILT2 = 0x11,
|
||||
E4K_REG_FILT3 = 0x12,
|
||||
// gap
|
||||
E4K_REG_GAIN1 = 0x14,
|
||||
E4K_REG_GAIN2 = 0x15,
|
||||
E4K_REG_GAIN3 = 0x16,
|
||||
E4K_REG_GAIN4 = 0x17,
|
||||
// gap
|
||||
E4K_REG_AGC1 = 0x1a,
|
||||
E4K_REG_AGC2 = 0x1b,
|
||||
E4K_REG_AGC3 = 0x1c,
|
||||
E4K_REG_AGC4 = 0x1d,
|
||||
E4K_REG_AGC5 = 0x1e,
|
||||
E4K_REG_AGC6 = 0x1f,
|
||||
E4K_REG_AGC7 = 0x20,
|
||||
E4K_REG_AGC8 = 0x21,
|
||||
// gap
|
||||
E4K_REG_AGC11 = 0x24,
|
||||
E4K_REG_AGC12 = 0x25,
|
||||
// gap
|
||||
E4K_REG_DC1 = 0x29,
|
||||
E4K_REG_DC2 = 0x2a,
|
||||
E4K_REG_DC3 = 0x2b,
|
||||
E4K_REG_DC4 = 0x2c,
|
||||
E4K_REG_DC5 = 0x2d,
|
||||
E4K_REG_DC6 = 0x2e,
|
||||
E4K_REG_DC7 = 0x2f,
|
||||
E4K_REG_DC8 = 0x30,
|
||||
// gap
|
||||
E4K_REG_QLUT0 = 0x50,
|
||||
E4K_REG_QLUT1 = 0x51,
|
||||
E4K_REG_QLUT2 = 0x52,
|
||||
E4K_REG_QLUT3 = 0x53,
|
||||
// gap
|
||||
E4K_REG_ILUT0 = 0x60,
|
||||
E4K_REG_ILUT1 = 0x61,
|
||||
E4K_REG_ILUT2 = 0x62,
|
||||
E4K_REG_ILUT3 = 0x63,
|
||||
// gap
|
||||
E4K_REG_DCTIME1 = 0x70,
|
||||
E4K_REG_DCTIME2 = 0x71,
|
||||
E4K_REG_DCTIME3 = 0x72,
|
||||
E4K_REG_DCTIME4 = 0x73,
|
||||
E4K_REG_PWM1 = 0x74,
|
||||
E4K_REG_PWM2 = 0x75,
|
||||
E4K_REG_PWM3 = 0x76,
|
||||
E4K_REG_PWM4 = 0x77,
|
||||
E4K_REG_BIAS = 0x78,
|
||||
E4K_REG_CLKOUT_PWDN = 0x7a,
|
||||
E4K_REG_CHFILT_CALIB = 0x7b,
|
||||
E4K_REG_I2C_REG_ADDR = 0x7d,
|
||||
// FIXME
|
||||
};
|
||||
|
||||
#define E4K_MASTER1_RESET (1 << 0)
|
||||
#define E4K_MASTER1_NORM_STBY (1 << 1)
|
||||
#define E4K_MASTER1_POR_DET (1 << 2)
|
||||
|
||||
#define E4K_SYNTH1_PLL_LOCK (1 << 0)
|
||||
#define E4K_SYNTH1_BAND_SHIF 1
|
||||
|
||||
#define E4K_SYNTH7_3PHASE_EN (1 << 3)
|
||||
|
||||
#define E4K_SYNTH8_VCOCAL_UPD (1 << 2)
|
||||
|
||||
#define E4K_FILT3_DISABLE (1 << 5)
|
||||
|
||||
#define E4K_AGC1_LIN_MODE (1 << 4)
|
||||
#define E4K_AGC1_LNA_UPDATE (1 << 5)
|
||||
#define E4K_AGC1_LNA_G_LOW (1 << 6)
|
||||
#define E4K_AGC1_LNA_G_HIGH (1 << 7)
|
||||
|
||||
#define E4K_AGC6_LNA_CAL_REQ (1 << 4)
|
||||
|
||||
#define E4K_AGC7_MIX_GAIN_AUTO (1 << 0)
|
||||
#define E4K_AGC7_GAIN_STEP_5dB (1 << 5)
|
||||
|
||||
#define E4K_AGC8_SENS_LIN_AUTO (1 << 0)
|
||||
|
||||
#define E4K_AGC11_LNA_GAIN_ENH (1 << 0)
|
||||
|
||||
#define E4K_DC1_CAL_REQ (1 << 0)
|
||||
|
||||
#define E4K_DC5_I_LUT_EN (1 << 0)
|
||||
#define E4K_DC5_Q_LUT_EN (1 << 1)
|
||||
#define E4K_DC5_RANGE_DET_EN (1 << 2)
|
||||
#define E4K_DC5_RANGE_EN (1 << 3)
|
||||
#define E4K_DC5_TIMEVAR_EN (1 << 4)
|
||||
|
||||
#define E4K_CLKOUT_DISABLE 0x96
|
||||
|
||||
#define E4K_CHFCALIB_CMD (1 << 0)
|
||||
|
||||
#define E4K_AGC1_MOD_MASK 0xF
|
||||
|
||||
enum e4k_agc_mode {
|
||||
E4K_AGC_MOD_SERIAL = 0x0,
|
||||
E4K_AGC_MOD_IF_PWM_LNA_SERIAL = 0x1,
|
||||
E4K_AGC_MOD_IF_PWM_LNA_AUTONL = 0x2,
|
||||
E4K_AGC_MOD_IF_PWM_LNA_SUPERV = 0x3,
|
||||
E4K_AGC_MOD_IF_SERIAL_LNA_PWM = 0x4,
|
||||
E4K_AGC_MOD_IF_PWM_LNA_PWM = 0x5,
|
||||
E4K_AGC_MOD_IF_DIG_LNA_SERIAL = 0x6,
|
||||
E4K_AGC_MOD_IF_DIG_LNA_AUTON = 0x7,
|
||||
E4K_AGC_MOD_IF_DIG_LNA_SUPERV = 0x8,
|
||||
E4K_AGC_MOD_IF_SERIAL_LNA_AUTON = 0x9,
|
||||
E4K_AGC_MOD_IF_SERIAL_LNA_SUPERV = 0xa,
|
||||
};
|
||||
|
||||
enum e4k_band {
|
||||
E4K_BAND_VHF2 = 0,
|
||||
E4K_BAND_VHF3 = 1,
|
||||
E4K_BAND_UHF = 2,
|
||||
E4K_BAND_L = 3,
|
||||
};
|
||||
|
||||
enum e4k_mixer_filter_bw {
|
||||
E4K_F_MIX_BW_27M = 0,
|
||||
E4K_F_MIX_BW_4M6 = 8,
|
||||
E4K_F_MIX_BW_4M2 = 9,
|
||||
E4K_F_MIX_BW_3M8 = 10,
|
||||
E4K_F_MIX_BW_3M4 = 11,
|
||||
E4K_F_MIX_BW_3M = 12,
|
||||
E4K_F_MIX_BW_2M7 = 13,
|
||||
E4K_F_MIX_BW_2M3 = 14,
|
||||
E4K_F_MIX_BW_1M9 = 15,
|
||||
};
|
||||
|
||||
enum e4k_if_filter {
|
||||
E4K_IF_FILTER_MIX,
|
||||
E4K_IF_FILTER_CHAN,
|
||||
E4K_IF_FILTER_RC
|
||||
};
|
||||
struct e4k_pll_params {
|
||||
uint32_t fosc;
|
||||
uint32_t intended_flo;
|
||||
uint32_t flo;
|
||||
uint16_t x;
|
||||
uint8_t z;
|
||||
uint8_t r;
|
||||
uint8_t r_idx;
|
||||
uint8_t threephase;
|
||||
};
|
||||
|
||||
struct e4k_state {
|
||||
void *i2c_dev;
|
||||
uint8_t i2c_addr;
|
||||
enum e4k_band band;
|
||||
struct e4k_pll_params vco;
|
||||
void *rtl_dev;
|
||||
};
|
||||
|
||||
int e4k_init(struct e4k_state *e4k);
|
||||
int e4k_if_gain_set(struct e4k_state *e4k, uint8_t stage, int8_t value);
|
||||
int e4k_mixer_gain_set(struct e4k_state *e4k, int8_t value);
|
||||
int e4k_commonmode_set(struct e4k_state *e4k, int8_t value);
|
||||
int e4k_tune_freq(struct e4k_state *e4k, uint32_t freq);
|
||||
int e4k_tune_params(struct e4k_state *e4k, struct e4k_pll_params *p);
|
||||
int e4k_compute_pll_params(struct e4k_pll_params *oscp, uint32_t fosc, uint32_t intended_flo);
|
||||
int e4k_if_filter_bw_get(struct e4k_state *e4k, enum e4k_if_filter filter);
|
||||
int e4k_if_filter_bw_set(struct e4k_state *e4k, enum e4k_if_filter filter,
|
||||
uint32_t bandwidth);
|
||||
int e4k_if_filter_chan_enable(struct e4k_state *e4k, int on);
|
||||
int e4k_rf_filter_set(struct e4k_state *e4k);
|
||||
|
||||
int e4k_reg_write(struct e4k_state *e4k, uint8_t reg, uint8_t val);
|
||||
uint8_t e4k_reg_read(struct e4k_state *e4k, uint8_t reg);
|
||||
|
||||
int e4k_manual_dc_offset(struct e4k_state *e4k, int8_t iofs, int8_t irange, int8_t qofs, int8_t qrange);
|
||||
int e4k_dc_offset_calibrate(struct e4k_state *e4k);
|
||||
int e4k_dc_offset_gen_table(struct e4k_state *e4k);
|
||||
|
||||
int e4k_set_lna_gain(struct e4k_state *e4k, int32_t gain);
|
||||
int e4k_enable_manual_gain(struct e4k_state *e4k, uint8_t manual);
|
||||
int e4k_set_enh_gain(struct e4k_state *e4k, int32_t gain);
|
||||
#endif /* _E4K_TUNER_H */
|
||||
Reference in New Issue
Block a user